

SPECIFICATION

128*64 Dot Matrix LCD Module

GDSC12864WM-20

(COG)

XIAMEN OCULAR LCD DEVIDES CO.,LTD.

GDSC-12864WM-20

GENERAL SPECIFICATION

Interface With Parallel MPU

Driving IC:S1D15605

Display Specification

Display Dot Matrix :128*64

Viewing Angle :6:00 Clock

Display Duty:1/65 Driving bias:1/9 Driving voltage:8.9V

Mechanical Characteristics(Unit:mm)

Extenal Dimension:89.7*49.8*6.0

View Area:66.8*35.5

Dots Size:0.48*0.48


Dots Pitch:0.50*0.50

Led Supply Voltage:3.0-3.5V

Led Supply Voltage:45mA

Led Color:White

External Dimension



Y X Z

GR GDSC-BL-12864WM-20
 ALL DIMENSIONS IN mm
 UNLESS OTHERWISE STATED
 TOLERANCES UNLESS OTHERWISE STATED:
 X ±0.20
 Y ±0.10 AREAS ±1
 ALL DIMENSIONS IN mm
 UNLESS OTHERWISE STATED
 ASSUMES: DRILLING

DESIGN BY: GSK/08/11-2005
 CHECKED BY: []
 DATE: [] [] []
 DESIGN APP: [] [] []

VER. 1
 MODIFY CONTENTS
 DATE
 DESIGN
 APP
 BY

ITEM NO. SHEET NO.

ITEM NO. SHEET NO.

SHEET 1 OF 2

NOTE:

- VIEWING ANGLE: 6:00 O' CLOCK
- DISPLAY MODE: AS IS SHOWN IN TABLE 1
- DRIVING VOLTAGE: 8.9V, DUTY: 1/65, BIAS: 1/9, FREQUENCY: 64KHz
- OPERATING TEMP.: -20° C TO 70° C
- STORAGE TEMP.: -30° C TO 85° C
- CONNECTOR: FPC TYPE

PIN CONNECTIONS

PIN	SIGNAL	PIN	SIGNAL
1	/CS1	16	VOUT
2	/RES	17	CAP3-
3	A0	18	CAP1+
4	/WR	19	CAP1-
5	/RD	20	CAP2-
6	D0	21	CAP2+
7	D1	22	V1
8	D2	23	V2
9	D3	24	V3
10	D4	25	V4
11	D5	26	V5
12	D6	27	VR
13	D7	28	C86
14	VDD	29	P/S
15	GND	30	IRS






TABLE 1

NOTE:

- VIEWING ANGLE: 6:00 O' CLOCK
- DISPLAY MODE: AS IS SHOWN IN TABLE 1
- LED DRIVING VOLTAGE / CURRENT: 3.0-3.5V / 45-60mA
- LED COLOR: WHITE
- DRIVING VOLTAGE: 8.9V, DUTY: 1/65, BIAS: 1/9, FREQUENCY: 64Hz
- OPERATING TEMP.: -20 °C TO 70 °C
- STORAGE TEMP.: -30 °C TO 85 °C
- CONNECTOR: FPC TYPE



PIXEL DETAIL (SCALE: 15:1)

LCD LAYOUT

6					
5					
4					
3					
2					
1					
VER.	MODIFY CONTENTS	DATE	DESIGN	DESIGNED BY	CHECKED BY

UNLESS OTHERWISE SPECIFIED:
GR: GDSC-BF-12864WM-20
P/N: 0.0 ANGLES: 1°
ALL DIMENSIONS IN mm
UNLESS OTHERWISE SPECIFIED

CUSTOMER: GSL 08/11-2005

REVISIONS:
 DRAWING
 APPROVALS
 CHECKED
 APPROVED
 DRAWING
 APPROVALS
 CHECKED
 APPROVED

DATE: 08/11/2005

DESIGNED BY: _____

CHECKED BY: _____

SHEET 2 OF 2

XIAMEN OGULAR LCD DISPLAY DEVICES CO., LTD

PIN assignment


Pin	Symbol	Function
1	/CS1	This is the chip select signal .When CS1=" L" and CS2=" H",then the chip select becomes active,and data/command I/O is enabled
2	/RES	When /RES is set to "L",the setting are initialized The /RES operation is performed by the /RES signal level
3	A0	Select register. 0:Instruction register (for write) Busy flag &address counter(for read) 1:Data register(for write and read).
4	/WR	Read/write select signal.
5	/RD	Operation (data read/write) enable signal.
6	DB0	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected,then DB7 serves as the serial data input terminal and DB6 serves as the serial clock input terminal.At this time,DB0-DB5 are set to high impedance. When the chip select is inactive,DB0 to DB7 are set to high impedance.
7	DB1	
8	DB2	
9	DB3	
10	DB4	
11	DB5	
12	DB6	
13	DB7	
14	VDD	Power supply for logic
15	VSS	Ground.
16	VOUT	DC/DC voltage converter output
17	CAP3-	Capacitor3- for internal DC/DC voltage converter
18	CAP1+	Capacitor1+ for internal DC/DC voltage converter
19	CAP1-	Capacitor1- for internal DC/DC voltage converter
20	CAP2-	Capacitor2- for internal DC/DC voltage converter
21	CAP2+	Capacitor2+ for internal DC/DC voltage converter
22	V1	LCD driver supply voltages.The voltage determined by LCD cell is impedangce-converted by a resistive driver or an operation amplifier for application .Voltages should be the following
23	V2	
24	V3	

GDSC-12864WM-20

25	V4	relationship:																														
26	V5	<p>$V0 > V1 > V2 > V3 > V4 > VSS$</p> <p>When the on-chip operating power circuit is on, the following are given to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the set LCD bias command.</p> <table border="1"> <thead> <tr> <th>LCD BIAS</th> <th>V1</th> <th>V2</th> <th>V3</th> <th>V4</th> </tr> </thead> <tbody> <tr> <td>1/5 BIAS</td> <td>4/5 V0</td> <td>3/5 V0</td> <td>2/5 V0</td> <td>1/5 V0</td> </tr> <tr> <td>1/6 BIAS</td> <td>5/6 V0</td> <td>4/6 V0</td> <td>2/6 V0</td> <td>1/6 V0</td> </tr> <tr> <td>1/7 BIAS</td> <td>6/7 V0</td> <td>5/7 V0</td> <td>2/7 V0</td> <td>1/7 V0</td> </tr> <tr> <td>1/8 BIAS</td> <td>7/8 V0</td> <td>6/8 V0</td> <td>2/8 V0</td> <td>1/8 V0</td> </tr> <tr> <td>1/9 BIAS</td> <td>8/9 V0</td> <td>7/9 V0</td> <td>2/9 V0</td> <td>1/9 V0</td> </tr> </tbody> </table>	LCD BIAS	V1	V2	V3	V4	1/5 BIAS	4/5 V0	3/5 V0	2/5 V0	1/5 V0	1/6 BIAS	5/6 V0	4/6 V0	2/6 V0	1/6 V0	1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0	1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0	1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0
LCD BIAS	V1	V2	V3	V4																												
1/5 BIAS	4/5 V0	3/5 V0	2/5 V0	1/5 V0																												
1/6 BIAS	5/6 V0	4/6 V0	2/6 V0	1/6 V0																												
1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0																												
1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0																												
1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0																												
27	VR	Voltage adjustment pad. Applies voltage between V5 and VSS using a resistive divider																														
28	C86	<p>C86= " H " :6800 series MPU interface</p> <p>C86= " L " :8080 series MPU interface</p>																														
29	PS	<p>P/S= " H " :Parallel data input</p> <p>P/S= " L " :serial data input</p>																														
30	IRS	<p>IRS= " H " Use the internal resistors</p> <p>IRS= " L " Donot use the internal resistors</p>																														

Absolute Maximun Ratings

Parameter		Symbol	Conditions	Unit
Power Supply Voltage		VDD	-0.3 to +7.0	V
Power supply voltage (2) (VDD standard)	With Triple step-up	VSS2	-7.0 to +0.3	V
	With Quad step-up		-6.0 to +0.3 -4.5 to +0.3	
Power supply voltage (3) (VDD standard)		V5, VOUT	-18.0 to +0.3	V
Power supply voltage (4) (VDD standard)		V1, V2, V3, V4	V5 to +0.3	V
Input voltage		VIN	-0.3 to VDD + 0.3	V
Output voltage		VO	-0.3 to VDD + 0.3	V
Operating temperature		TOPR	-40 to +85	°C
Storage temperature	TCP	TSTR	-55 to +100	°C
	Bare chip		-55 to +125	



Notes and Cautions

1. The VSS2, V1 to V5 and VOUT are relative to the VDD = 0V reference.
2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that $VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$.
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.


Electrical Characteristics

Item	Symbol	Condition	Standard Value			Unit
			Min	Type	Max	
Supply Voltage For logic	Vdd-Vss	-	1.8	-	5.5	V
Supply Current For logic	Idd	-	-	-	1000	uA
Driving Current For LCD	Iee	-	-	-	80	uA
Driving Voltage For LCD	V0-Vss	-	-	-	-	V
Input Voltage H level	Vih	-	0.7Vdd	-	Vdd	V
Input Voltage L level	Vil	-	Vss	-	0.3Vdd	V

GDSC-12864WM-20

TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



($V_{DD} = 4.5\text{ V to }5.5\text{ V}$, $T_a = -40\text{ to }85^\circ\text{C}$)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time	A0	t_{AW8}		0	—	ns
System cycle time	A0	t_{CYC8}		166	—	ns
Control L pulse width (\overline{WR})	\overline{WR}	t_{CCLW}		30	—	ns
Control L pulse width (\overline{RD})	\overline{RD}	t_{CCLR}		70	—	ns
Control H pulse width (\overline{WR})	\overline{WR}	t_{CCHW}		30	—	ns
Control H pulse width (\overline{RD})	\overline{RD}	t_{CCHR}		30	—	ns
Data setup time	D0 to D7	t_{DS8}		30	—	ns
Address hold time	D0 to D7	t_{DH8}		10	—	ns
\overline{RD} access time		t_{ACC8}	CL = 100 pF	—	70	ns
Output disable time		t_{OH8}		5	50	ns

($V_{DD} = 2.7\text{ V to }4.5\text{ V}$, $T_a = -40\text{ to }85^\circ\text{C}$)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time	A0	t_{AW8}		0	—	ns
System cycle time	A0	t_{CYC8}		300	—	ns
Control L pulse width (\overline{WR})	\overline{WR}	t_{CCLW}		60	—	ns
Control L pulse width (\overline{RD})	\overline{RD}	t_{CCLR}		120	—	ns
Control H pulse width (\overline{WR})	\overline{WR}	t_{CCHW}		60	—	ns
Control H pulse width (\overline{RD})	\overline{RD}	t_{CCHR}		60	—	ns
Data setup time	D0 to D7	t_{DS8}		40	—	ns
Address hold time	D0 to D7	t_{DH8}		15	—	ns
\overline{RD} access time		t_{ACC8}	CL = 100 pF	—	140	ns
Output disable time		t_{OH8}		10	100	ns


GDSC-12864WM-20

(VDD = 1.8 V to 2.7 V, Ta = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t _{AH8}		0	—	ns
Address setup time	A0	t _{AW8}		0	—	ns
System cycle time	A0	t _{CYC8}		1000	—	ns
Control L pulse width (\overline{WR})	\overline{WR}	t _{CCLW}		120	—	ns
Control L pulse width (\overline{RD})	\overline{RD}	t _{CCLR}		240	—	ns
Control H pulse width (\overline{WR})	\overline{WR}	t _{CCHW}		120	—	ns
Control H pulse width (\overline{RD})	\overline{RD}	t _{CCHR}		120	—	ns
Data setup time	D0 to D7	t _{DS8}		80	—	ns
Address hold time		t _{DH8}		30	—	ns
\overline{RD} access time		t _{ACC8}	CL = 100 pF	—	280	ns
Output disable time		t _{OH8}		10	200	ns

- *1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, (t_r + t_f) ≤ (t_{CYC8} - t_{CCLW} - t_{CCHW}) for (t_r + t_f) ≤ (t_{CYC8} - t_{CCLR} - t_{CCHR}) are specified.
- *2 All timing is specified using 20% and 80% of VDD as the reference.
- *3 t_{CCLW} and t_{CCLR} are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and \overline{WR} and \overline{RD} being at the "L" level.

System Bus Read/Write Characteristics 2 (6800 Series MPU)



(VDD = 4.5 V to 5.5 V, Ta = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t _{AH6}		0	—	ns
Address setup time	A0	t _{AW6}		0	—	ns
System cycle time	A0	t _{CYC6}		166	—	ns
Data setup time	D0 to D7	t _{DS6}		30	—	ns
Data hold time		t _{DH6}		10	—	ns
Access time		t _{ACC6}	CL = 100 pF	—	70	ns
Output disable time		t _{OH6}		10	50	ns
Enable H pulse time	Read	E	t _{EWHR}	70	—	ns
	Write		t _{EHW}	30	—	ns
Enable L pulse time	Read	E	t _{EWLR}	30	—	ns
	Write		t _{EWL}	30	—	ns

GDSC-12864WM-20

(VDD = 2.7 V to 4.5 V, Ta = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t _{AH6}		0	—	ns
Address setup time		t _{AW6}		0	—	ns
System cycle time	A0	t _{CYC6}		300	—	ns
Data setup time	D0 to D7	t _{DS6}		40	—	ns
Data hold time		t _{DH6}		15	—	ns
Access time		t _{ACC6}	CL = 100 pF	—	140	ns
Output disable time	t _{OH6}	10		100	ns	
Enable H pulse time	Read Write	E	t _{EWHR}	120	—	ns
			t _{EWHW}	60	—	ns
Enable L pulse time	Read Write	E	t _{EWLR}	60	—	ns
			t _{EWLW}	60	—	ns

(VDD = 1.8 V to 2.7 V, Ta = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min	Max	
Address hold time	A0	t _{AH6}		0	—	ns
Address setup time		t _{AW6}		0	—	ns
System cycle time	A0	t _{CYC6}		1000	—	ns
Data setup time	D0 to D7	t _{DS6}		80	—	ns
Data hold time		t _{DH6}		30	—	ns
Access time		t _{ACC6}	CL = 100 pF	—	280	ns
Output disable time	t _{OH6}	10		200	ns	
Enable H pulse time	Read Write	E	t _{EWHR}	240	—	ns
			t _{EWHW}	120	—	ns
Enable L pulse time	Read Write	E	t _{EWLR}	120	—	ns
			t _{EWLW}	120	—	ns

*1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, (t_r + t_f) ≤ (t_{CYC6} - t_{EWLW} - t_{EWHW}) for (t_r + t_f) ≤ (t_{CYC6} - t_{EWLR} - t_{EWHR}) are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 t_{EWLW} and t_{EWLR} are specified as the overlap between CS1 being "L" (CS2 = "H") and E.

IC Specification

See The Reference of EPSON Data Book----S1D15605

Instruction Table

Command	Command Code											Function
	A0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Display start address					1	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Page address				Sets the display RAM page address
(4) Column address set upper bit	0	1	0	0	0	0	1	Most significant column address				Sets the most significant 4 bits of the display RAM column address.
Column address set lower bit	0	1	0	0	0	0	0	Least significant column address				Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1	Status				0	0	0	0	Reads the status data
(6) Display data write	1	1	0	Write data							0	Writes to the display RAM
(7) Display data read	1	0	1	Read data							0	Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	Sets the LCD display normal/reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage bias ratio SED1565** 0: 1/9, 1: 1/7 SED1566** /SED1568** 0: 1/8, 1: 1/6 SED1567** 0: 1/6, 1: 1/5
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	Operating mode		0	Select internal power supply operating mode
(17) Vs voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio		0	Select internal resistor ratio (Rb/Ra) mode
(18) Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	1	Set the Vs output voltage electronic volume register
Electronic volume register set	0	1	0	*	*	Electronic volume value					1	
(19) Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
Static indicator register set	0	1	0	*	*	*	*	*	*	*	1	Set the flashing mode
(20) Power saver												Display OFF and display all points ON compound command
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

(Note) *: disabled data

Instruction Description

1. Display On/Off

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	-

D0=1 Display On

D0=0 Display Off

2. Set Display Start Line

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line Address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
.
1	1	1	1	1	0	62
1	1	1	1	1	1	63

3. Set Page Address

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	P3	P2	P1	P0

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
.
0	1	1	1	7
1	0	0	0	8

4. Set Column Address

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	0	Y7	Y6	Y5	Y4
0	1	0	0	0	0	0	Y3	Y2	Y1	Y0

Y4-Y7 :Higher Bits

Y0-Y3 :Lower Bits

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
.
1	0	0	0	0	0	1	0	130
1	0	0	0	0	0	1	1	131

GDSC-12864WM-20

5 . Read Status

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	Status				0	0	0	0

6. Write Display Data

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	Write Data							

7. Read Display Data

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	Read Data							

8. ADC Select

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	-

D0=1 Display Reverse

D0=0 Display Normal

9. Normal/Reverse Display

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

When **D**=1 Reverse Display

D=0 Normal Display

10. Entire Display On/Off

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

When D=0 Normal Display D=1 Reverse Display

11. Set LCD Bias

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	1	D

When **D**=0 Bias=1/9

D=1 Bias=1/7

12. Read-Modify-Write

A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

13. End


A0	E	RW	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

GDSC-12864WM-20

0	1	0	0	0	0	0	0	0	1	1
D1、D0=00,2x,3x,4x			D1、D0=01,5x			D1、D0=11,6x				

Application Example

Application Circuit



COMPANY PROFILE

XIAMEN OCULAR LCD DEVIDES CO.,LTD. Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021

PC:361006

Web:<http://www.lcdchina.com>

E-mail: xmocular@public.xm.fj.cn sales@lcdchina.com designlcd@163.com (R&D)

ISO9001 质量认证体系

证书号: 3502/20003897

Certificate NO.: 3502/20003897

