

# **SPECIFICATION**

**128\*64 Dot Matrix LCD Module**

**GDSC12864AWM-09  
(COG)**

**XIAMEN OCULAR LCD DEVIDES CO.,LTD.**

## **GENERAL SPECIFICATION**

Interface With **Paraller** MPU

Display Specification

Display Dot Matrix :**128\*64**

Display Mode:Positive/Transflective/STN Type

Viewing Angle :**6:00** Clock

Display Duty:**1/65** Driving Bias:**1/9** Driving Voltage:**10.30v**


Mechanical Characteristics(Unit:mm)

Extenal Dimension:**62.0\*40.0\*2.8**

View Area:**51.16\*25.56**

Dots Size:**0.36x0.36**

# External Dimension



6							
5							
4							
3							
2							
1	MODIFY FPC LEN	041108	LHB				
VER:MODIFY CONTENTS		DATE	DESIGN				

**XIAMEN OCULAR LCD DEVICES CO., LTD**

PART NO.	GDSC-12864AWM-09	DESIGN BY	W. J. Y	CHECKED BY	05/11/04	DATE	05/11/04
BUSINESS WALKS ORIENTE STAGE		ALL DIMENSIONS IN MM		CUSTOMER: MO		SAMPLE:	
APPLICATION: <input type="checkbox"/> Instrument <input type="checkbox"/> Medical Device <input type="checkbox"/> Reference <input type="checkbox"/> Automobile <input type="checkbox"/> Other <input type="checkbox"/> Other		TOLERANCES UNLESS OTHERWISE STATED F: ±0.10    W: ±0.10    H: ±0.10    HOLE: ±0.10		DRAWN BY: W. J. Y    CHECKED BY: W. J. Y DATE: 05/11/04    DATE: 05/11/04		SHEET 2 OF 2	

## Absolute Maximum Ratings

(Unless otherwise noted, VSS = 0V)

Parameter	Symbol	Conditions	Unit
Power Supply Voltage	VDD	-0.3 to + 7.0	V
Power supply voltage (2) (VDD standard)	VSS2	With Triple step-up	-7.0 to +0.3
		With Quad step-up	-4.0 to +0.3
			-3.0 to +0.3
Power supply voltage (3) (VDD standard)	V <sub>5</sub> , V <sub>OUT</sub>	-12.0 to +0.3	V
Power supply voltage (4) (VDD standard)	V <sub>1</sub> , V <sub>2</sub> , V <sub>3</sub> , V <sub>4</sub>	V <sub>5</sub> to +0.3	V
Input voltage	V <sub>IN</sub>	-0.3 to VDD +0.3	V
Output voltage	V <sub>O</sub>	-0.3 to VDD +0.3	V
Operating temperature	T <sub>OPR</sub>	-40 to +85	°C
Storage temperature	T <sub>STR</sub>	-55 to +125	°C




Figure 25

### Notes and Cautions:


1. The VSS2, V<sub>1</sub> to V<sub>5</sub> and V<sub>OUT</sub> are relative to the VDD = 0V reference.
2. Insure that the voltage levels of V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>4</sub> are always such that VDD ≥ V<sub>1</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>4</sub> ≥ V<sub>5</sub>.
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

## Electrical Characteristics

Item	Symbol	Condition	Standard Value			Unit
			Min	Type	Max	
Supply Voltage For logic	Vdd-Vss	-	2.4	-	5.5	V
Supply Current For logic	Idd	-	-	-	1000	uA
Driving Current For LCD	Iee	-	-	-	80	uA
Driving Voltage For LCD	V0-Vss	-	-	-	-	V
Input Voltage H level	Vih	-	0.7Vdd	-	Vdd	V
Input Voltage L level	Vil	-	Vss	-	0.3Vdd	V

## Timing characteristics

### System bus read/write characteristics 1 ( 8080 Series MPU)

(VDD = 4.5V to 5.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	$t_{AHB}$		0	-	ns
Address setup time	A0P	$t_{AWB}$		0	-	ns
System cycle time	A0P	$t_{CYCB}$		166	-	ns
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	$t_{OCLW}$		30	-	ns
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	$t_{OCLR}$		70	-	ns
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	$t_{OCHW}$		30	-	ns
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	$t_{OCHR}$		30	-	ns
Data setup time	DB7 - 0	$t_{DSS}$		30	-	ns
Address hold time		$t_{DHS}$		10	-	ns
RD access time		$t_{ACCB}$	C <sub>L</sub> = 100pF	-	70	ns
Output disable time	$t_{OHS}$	5.0		50	ns	

(VDD = 2.7V to 4.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	AOP	t <sub>AH8</sub>		0	-	ns	
Address setup time		t <sub>AW8</sub>		0	-	ns	
System cycle time	AOP	t <sub>CYCS</sub>		300	-	ns	
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCLW</sub>		60	-	ns	
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCLR</sub>		120	-	ns	
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCHW</sub>		60	-	ns	
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCHR</sub>		60	-	ns	
Data setup time	DB7 - 0	t <sub>DSS</sub>		40	-	ns	
Address hold time		t <sub>DH8</sub>		15	-	ns	
RD access time		t <sub>ACC8</sub>	C <sub>L</sub> = 100pF		-	140	ns
Output disable time		t <sub>OH8</sub>			10	100	ns

(VDD = 2.4V to 2.7V, T<sub>A</sub> = 25°C)


Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	AOP	t <sub>AH8</sub>		0	-	ns	
Address setup time		t <sub>AW8</sub>		0	-	ns	
System cycle time	AOP	t <sub>CYCS</sub>		1000	-	ns	
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCLW</sub>		120	-	ns	
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCLR</sub>		240	-	ns	
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCHW</sub>		120	-	ns	
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCHR</sub>		120	-	ns	
Data setup time	DB7 - 0	t <sub>DSS</sub>		80	-	ns	
Address hold time		t <sub>DH8</sub>		30	-	ns	
RD access time		t <sub>ACC8</sub>	C <sub>L</sub> = 100pF		-	280	ns
Output disable time		t <sub>OH8</sub>			10	200	ns

**Note1:** The input signal rise time and fall time (t<sub>r</sub>, t<sub>f</sub>) is specified at 15 ns or less. When the system cycle time is extremely fast, (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYCS</sub> - t<sub>CCLW</sub> - t<sub>CCHW</sub>) for (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYCS</sub> - t<sub>CCLR</sub> - t<sub>CCHR</sub>) are specified.

**Note2:** All timing is specified using 20% and 80% of VDD as the reference.

**Note3:** t<sub>CCLW</sub> and t<sub>CCLR</sub> are specified as the overlap between CS1 being 'L' (CS2 = 'H') and  $\overline{WR}$  and  $\overline{RD}$  being at the 'L' level.

## System bus read/write characteristics 2 ( 6800 Series MPU)

(VDD = 4.5V to 5.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t <sub>AH6</sub>		0	-	ns
Address setup time	A0P	t <sub>AW6</sub>		0	-	ns
System cycle time	A0P	t <sub>CYC6</sub>		166	-	ns
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	30	-	ns
Data hold time		t <sub>DH6</sub>		10	-	ns
Access time	DB7 - 0	t <sub>ACC6</sub>		-	70	ns
Output disable time		t <sub>OH6</sub>		10	50	ns
Enable H pulse time	Read	EP	t <sub>EWHR</sub>	70	-	ns
	Write			t <sub>EWWR</sub>	30	-
Enable L pulse time	Read	EP	t <sub>EWLR</sub>	30	-	ns
	Write			t <sub>EWLV</sub>	30	-



(VDD = 2.7V to 4.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	A0P	t <sub>AH6</sub>		0	-	ns	
Address setup time		t <sub>AW6</sub>		0	-	ns	
System cycle time	A0P	t <sub>CYC6</sub>		300	-	ns	
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	40	-	ns	
Data hold time		t <sub>DH6</sub>		15	-	ns	
Access time		t <sub>ACC6</sub>		-	140	ns	
Output disable time		t <sub>OH6</sub>		10	100	ns	
Enable H pulse time	Read	EP		t <sub>EWHR</sub>	120	-	ns
	Write			t <sub>EWHW</sub>	60	-	ns
Enable L pulse time	Read	EP		t <sub>EWLR</sub>	60	-	ns
	Write			t <sub>EWLW</sub>	60	-	ns

(VDD = 2.4V to 2.7V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	A0P	t <sub>AH6</sub>		0	-	ns	
Address setup time		t <sub>AW6</sub>		0	-	ns	
System cycle time	A0P	t <sub>CYC6</sub>		1000	-	ns	
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	80	-	ns	
Data hold time		t <sub>DH6</sub>		30	-	ns	
Access time		t <sub>ACC6</sub>		-	280	ns	
Output disable time		t <sub>OH6</sub>		10	120	ns	
Enable H pulse time	Read	EP		t <sub>EWHR</sub>	240	-	ns
	Write			t <sub>EWHW</sub>	120	-	ns
Enable L pulse time	Read	EP		t <sub>EWLR</sub>	120	-	ns
	Write			t <sub>EWLW</sub>	120	-	ns

**Note1:** The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (t<sub>CYC6</sub> + t<sub>EWLW</sub> + t<sub>EWHR</sub>) for (tr + tf) ≤ (t<sub>CYC6</sub> - t<sub>EWLR</sub> - t<sub>EWHR</sub>) are specified.

**Note2:** All timing is specified using 20% and 80% of VDD as the reference.

**Note3:** t<sub>EWLW</sub> and t<sub>EWLR</sub> are specified as the overlap between CS1 being 'L' (CS2 = 'H') and EP.

## IC Specification

See The Reference of SUNPLUS Data Book----SPLC501C

## PIN assignment

Pin	Symbol	Function
1	<b>CS2</b>	This is the chip select signal .When CS1= “L” and CS2= “H”,then the chip select becomes active,and data/command I/O is enabled
2	<b>RESETB</b>	When RESETB is set to “L” ,the setting are initialized The RESETB operation is performed by the RESETB signal level
3	<b>RS</b>	Select register. 0:Instruction register (for write) Busy flag &address counter(for read) 1:Data register(for write and read).
4	<b>RW</b>	Read/write select signal.
5	<b>E</b>	Operation (data read/write) enable signal.
6	<b>DB0</b>	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected,then DB7 serves as the serial data input terminal and DB6 serves as the serial clock input terminal.At this time,DB0-DB5 are set to high impedence. When the chip select is inactive,DB0 to DB7 are set to high impedance.
7	<b>DB1</b>	
8	<b>DB2</b>	
9	<b>DB3</b>	
10	<b>DB4</b>	
11	<b>DB5</b>	
12	<b>DB6</b>	
13	<b>DB7</b>	
22	<b>VDD</b>	Power supply for logic
21	<b>VSS</b>	Ground.
15	<b>VOUT</b>	DC/DC voltage converter output
16	<b>CAP3-</b>	Capacitor3- for internal DC/DC voltage converter
17	<b>CAP1+</b>	Capacitor1+ for internal DC/DC voltage converter
18	<b>CAP1-</b>	Capacitor1- for internal DC/DC voltage converter
19	<b>CAP2-</b>	Capacitor2- for internal DC/DC voltage converter
20	<b>CAP2+</b>	Capacitor2+ for internal DC/DC voltage converter

GDSC-12864AWM-09

23	<b>V1</b>	<p>LCD driver supply voltages. The voltage determined by LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be the following relationship:</p> <p style="text-align: center;"><math>V0 &gt; V1 &gt; V2 &gt; V3 &gt; V4 &gt; VSS</math></p> <p>When the on-chip operating power circuit is on, the following are given to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the set LCD bias command.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">SPLC501C</th> </tr> </thead> <tbody> <tr> <td>V1</td> <td>1/9V5</td> <td>1/7V5</td> </tr> <tr> <td>V2</td> <td>2/9V5</td> <td>2/7V5</td> </tr> <tr> <td>V3</td> <td>7/9V5</td> <td>5/7V5</td> </tr> <tr> <td>V4</td> <td>8/9V5</td> <td>6/7V5</td> </tr> </tbody> </table>	SPLC501C			V1	1/9V5	1/7V5	V2	2/9V5	2/7V5	V3	7/9V5	5/7V5	V4	8/9V5	6/7V5
SPLC501C																	
V1	1/9V5		1/7V5														
V2	2/9V5		2/7V5														
V3	7/9V5		5/7V5														
V4	8/9V5	6/7V5															
24	<b>V2</b>																
25	<b>V3</b>																
26	<b>V4</b>																
27	<b>V5</b>																
28	<b>VR</b>	Voltage adjustment pad. Applies voltage between V5 and VSS using a resistive divider															
29	<b>C86</b>	C86= "H" :6800 series MPU interface C86= "L" :8080 series MPU interface															
30	<b>PS</b>	P/S= "H" :Parallel data input P/S= "L" :serial data input															
14	<b>VSS2</b>	A reference power supply for the step-up voltage circuit for the Liquid crystal drive															

## Instruction Table

Command	Command Code										Function		
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1		DB0	
1). Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON	
2). Display start line set	0	1	0	0	1	Display start address					1	Sets the display RAM display start line address	
3). Page address set	0	1	0	1	0	1	1	Page address				1	Sets the display RAM page address
4). Column address set upper bit	0	1	0	0	0	0	1	Most significant column address				1	Sets the most significant 4 bits of the display RAM column address.
Column address set lower bit	0	1	0	0	0	0	0	Least significant column address				1	Set the least significant 4 bits of the display RAM column address.
5). Status read	0	0	1	Status				0	0	0	0	1	Reads the status data
6). Display data write	1	1	0	Write data							0	Writes to the display RAM	
7). Display data read	1	0	1	Read data							0	Reads from the display RAM	
8). ADC select	0	1	0	1	0	1	0	0	0	0	0	1	Sets the display RAM address SEG output correspondence 0: normal, 1:reverse
9). Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	1	Sets the LCD display normal/ reverse 0: normal, 1:reverse
10). Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	1	Display all points 0: normal display 1: all points ON
11). LCD bias set	0	1	0	1	0	1	0	0	0	1	0	1	Sets the LCD driver voltage bias ratio SPLC501C.....0:1/9, 1:1/7
12). Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	0	Column address increment At write: +1 At read: 0
13). End	0	1	0	1	1	1	0	1	1	1	0	0	Clear read/modify/write
14). Reset	0	1	0	1	1	1	0	0	0	1	0	0	Internal reset
15). Common output mode select	0	1	0	1	1	0	0	0	*	*	*	1	Select COM output scan direction 0: normal direction, 1: reverse direction
16). Power control set	0	1	0	0	0	1	0	1	Operating mode			0	Select internal power supply operating mode
17). V <sub>s</sub> voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio			0	Select internal resistor ratio (Rb/Ra) mode
18). Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	0	1	Set the V <sub>s</sub> output voltage electronic volume register
Electronic volume register set	0	1	0	*	*	Electronic volume value					0		

Command	Command Code										Function	
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1		DB0
19). Static indicator ON/OFF Static indicator Register set				1	0	1	0	1	1	0	0	0: OFF, 1: ON 1 Set the flashing mode
20). Page Blink Page selection	0	1	0	1	1	0	1	0	1	0	1	P7 - 0: 1 - blinking page 0 - no blinking, normal display
21). Driving Mode Set Mode selection	0	1	0	1	1	0	1	0	0	1	0	Set the driving mode register Driving capability (D1, D0): (1,1)>(0,0)>(0,1)>(1,0)
22). Power saver												Display OFF and display all points ON compound command
23). NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
24). Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

## Instruction Description

### 1. Display On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	-

D0=1 Display On

D0=0 Display Off

### 2. Set Display Start Line

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line Address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
.	.	.	.	.	.	.
1	1	1	1	1	0	62
1	1	1	1	1	1	63

### 3. Set Page Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	P3	P2	P1	P0

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
.	.	.	.	.
0	1	1	1	7
1	0	0	0	8

### 4. Set Column Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	0	Y7	Y6	Y5	Y4
0	1	0	0	0	0	0	Y3	Y2	Y1	Y0

Y4-Y7 :Higher Bits

Y0-Y3 :Lower Bits

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.
0	1	0	1	1	1	1	0	94
0	1	0	1	1	1	1	1	95

### 5. Read Status

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	Status				0	0	0	0

### 6. Write Display Data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	Write Data							

### 7. Read Display Data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	Read Data							

### 8. ADC Select

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	-

D0=1 Display Reverse

D0=0 Display Normal

**9. Normal/Reverse Display**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	<b>D</b>

When **D=1** Reverse Display**D=0** Normal Display**10. Entire Display On/Off**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	<b>D</b>

When **D=0** Normal Display **D=1** Reverse Display**11. Set LCD Bias**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	1	<b>D</b>

When **D=0** Bias=1/9**D=1** Bias=1/7**12. Read-Modify-Write**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

**13. End**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

**14. Reset**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

**15. Command Output Mode Select**

A0	RD	WR	D7	D6	D5	D4	<b>D3</b>	D2	D1	D0
0	1	0	1	1	0	0	<b>D</b>	*	*	*

**16. Set Power Control**

A0	RD	WR	D7	D6	D5	D4	D3	<b>D2</b>	<b>D1</b>	<b>D0</b>
0	1	0	0	0	1	0	1	<b>A2</b>	<b>A1</b>	<b>A0</b>

When **A0=1** Follower Circuit Is Turn on**A1=1** Regulator Circuit Is Turn on**A2=1** Booster Circuit Is Turn on

**17. V5 Voltage Regulator Internal Resistor Ratio Set**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	R2	R1	R0

**18.The Electronic Volume Mode Set**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

**19. Electronic Volume Register Set**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	SV5	SV4	SV3	SV2	SV1	SV0

**20.Static Indicator On/Off**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	0	D

When **D=0**: Static Indicator Off      **D=1**:Static Indicator On

**21. Page Blinking**

The Page Blinking Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	1

Page Blinking Register Set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BlinkingPage
0	1	0	1	0	0	0	0	0	0	0	Page7 blink
0	1	0	0	1	0	0	0	0	0	0	Page6 blink
0	1	0	0	0	1	0	0	0	0	0	Page5 blink
0	1	0	.	.	.	.	.	.	.	.	.
0	1	0	0	0	0	0	0	0	0	1	Page0 blink

**22. Set Driving Mode Set**

The Driving Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	0	1	0

Mode Selection Register Set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Driving Selection
0	1	0	1	1	0	0	0	0	0	0	Mode1
0	1	0	0	0	0	0	0	0	0	0	Mode2
0	1	0	0	0	1	0	0	0	0	0	Mode3
0	1	0	1	0	0	0	0	0	0	1	Mode4



**23. Nop**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

**24. Test**

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	*	*	*	*

**Application Example****Application Circuit**

<b>8951</b>	P1.0	DB0
	P1.1	DB1
	P1.2	DB2
	P1.3	DB3
	P1.4	DB4
	P1.5	DB5
	P1.6	DB6
	P1.7	DB7
	P3.0	E
	P3.1	RW
	P3.2	RS
	P3.3	RESETB
	P3.4	CS2
		<b>SPLC501C</b>

# Company Profile

**XIAMEN OCULAR LCD DEVIDES CO.,LTD.** Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer\_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East\_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021

PC:361006

Web:<http://www.lcdchina.com>

E-mail: [xmocular@public.xm.fj.cn](mailto:xmocular@public.xm.fj.cn) [sales@lcdchina.com](mailto:sales@lcdchina.com) [designlcd@163.com](mailto:designlcd@163.com) (R&D)

## ISO9001 质量认证体系

证书号: 3502/20003897

Certificate NO.: 3502/20003897

