

# SPECIFICATION

**128\*64 Dot Matrix LCD Module**

**GDSC-12864M-04  
(COG)**

**XIAMEN OCULAR LCD DEVIDES CO.,LTD.**

## **GENERAL SPECIFICATION**

Interface With **Paraller** MPU

Display Specification

Display Dot Matrix :**128\*64**

Display Mode:Positive/Reflective/STN Type

Viewing Angle :**6:00** Clock

Display Duty:**1/65** Driving Bias:**1/9** Driving Voltage:**9.5**

Mechanical Characteristics(Unit:mm)


Extenal Dimension:**69.5\*52.0\*2.8**

View Area:**58.84\*35.79**

Dots size:**0.42\*0.51**

Dots pitch:**0.46\*0.56**

# External Dimension



## PIN CONNECTION

NO	SYMBOL
1	/CS1
2	/RES
3	AO
4	/R/W, /IR
5	EP, /RD
6	DB0
7	DB1
8	DB2
9	DB3
10	DB4
11	DB5
12	DB6, SCL
13	DB7, SI
14	VDD
15	VSS
16	VOUT
17	CAP3-
18	CAP1+
19	CAP1-
20	CAP2-
21	CAP2+
22	V1
23	V2
24	V3
25	V4
26	V5
27	VR
28	C86
29	PS
30	/IRS

IC	LCD
C0-C63	COM0-COM63
S0-S127	SEG0-SEG127

## Absolute Maximun Ratings

(Unless otherwise noted, VSS = 0V)

Parameter		Symbol	Conditions	Unit
Power Supply Voltage		VDD	-0.3 to + 7.0	V
Power supply voltage (2) (VDD standard)	With Triple step-up	VSS2	-7.0 to +0.3	V
	With Quad step-up		-4.0 to +0.3	
			-3.0 to +0.3	
Power supply voltage (3) (VDD standard)		V <sub>5</sub> , V <sub>OUT</sub>	-12.0 to +0.3	V
Power supply voltage (4) (VDD standard)		V <sub>1</sub> , V <sub>2</sub> , V <sub>3</sub> , V <sub>4</sub>	V <sub>5</sub> to +0.3	V
Input voltage		V <sub>IN</sub>	-0.3 to VDD +0.3	V
Output voltage		V <sub>O</sub>	-0.3 to VDD +0.3	V
Operating temperature		T <sub>OPR</sub>	-40 to +85	°C
Storage temperature	Bare chip	T <sub>STR</sub>	-55 to +125	°C




Figure 25

### Notes and Cautions:


1. The VSS2, V<sub>1</sub> to V<sub>5</sub> and V<sub>OUT</sub> are relative to the VDD = 0V reference.
2. Insure that the voltage levels of V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>4</sub> are always such that  $VDD \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ .
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

## Electrical Characteristics

Item	Symbol	Condition	Standard Value			Unit
			Min	Type	Max	
Supply Voltage For logic	Vdd-Vss	-	2.4	-	5.5	V
Supply Current For logic	I <sub>dd</sub>	-	-	-	1000	uA
Driving Current For LCD	I <sub>ee</sub>	-	-	-	80	uA
Driving Voltage For LCD	V <sub>O</sub> -V <sub>ss</sub>	-	-	-	-	V
Input Voltage H level	V <sub>ih</sub>	-	0.7V <sub>dd</sub>	-	V <sub>dd</sub>	V
Input Voltage L level	V <sub>il</sub>	-	V <sub>ss</sub>	-	0.3V <sub>dd</sub>	V

## Timing Characteristics

### System Bus Read/Write Characteristics 1 ( 8080 Series MPU)

(VDD = 4.5V to 5.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	$t_{AHB}$		0	-	ns
Address setup time	AOP	$t_{AWB}$		0	-	ns
System cycle time	AOP	$t_{CYCB}$		166	-	ns
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	$t_{OCLW}$		30	-	ns
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	$t_{OCLR}$		70	-	ns
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	$t_{OCHW}$		30	-	ns
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	$t_{OCHR}$		30	-	ns
Data setup time	DB7 - 0	$t_{DSB}$		30	-	ns
Address hold time		$t_{DHB}$		10	-	ns
RD access time		$t_{ACCB}$	$C_L = 100\text{pF}$	-	70	ns
Output disable time	$t_{OHB}$	5.0		50	ns	

# GDSC-12864M-04

(VDD = 2.7V to 4.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t <sub>AH8</sub>		0	-	ns
Address setup time		t <sub>AW8</sub>		0	-	ns
System cycle time	AOP	t <sub>CYC8</sub>		300	-	ns
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCLW</sub>		60	-	ns
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCLR</sub>		120	-	ns
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCHW</sub>		60	-	ns
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCHR</sub>		60	-	ns
Data setup time	DB7 - 0	t <sub>DS8</sub>		40	-	ns
Address hold time		t <sub>DH8</sub>		15	-	ns
RD access time		t <sub>ACC8</sub>	C <sub>L</sub> = 100pF	-	140	ns
Output disable time	t <sub>OH8</sub>	10		100	ns	

(VDD = 2.4V to 2.7V, T<sub>A</sub> = 25°C)


Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t <sub>AH8</sub>		0	-	ns
Address setup time		t <sub>AW8</sub>		0	-	ns
System cycle time	AOP	t <sub>CYC8</sub>		1000	-	ns
Control L pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCLW</sub>		120	-	ns
Control L pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCLR</sub>		240	-	ns
Control H pulse width ( $\overline{WR}$ )	$\overline{WR}$	t <sub>CCHW</sub>		120	-	ns
Control H pulse width ( $\overline{RD}$ )	$\overline{RD}$	t <sub>CCHR</sub>		120	-	ns
Data setup time	DB7 - 0	t <sub>DS8</sub>		80	-	ns
Address hold time		t <sub>DH8</sub>		30	-	ns
RD access time		t <sub>ACC8</sub>	C <sub>L</sub> = 100pF	-	280	ns
Output disable time	t <sub>OH8</sub>	10		200	ns	

**Note1:** The input signal rise time and fall time (t<sub>r</sub>, t<sub>f</sub>) is specified at 15 ns or less. When the system cycle time is extremely fast, (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYC8</sub> - t<sub>CCLW</sub> - t<sub>CCHW</sub>) for (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYC8</sub> - t<sub>CCLR</sub> - t<sub>CCHR</sub>) are specified.

**Note2:** All timing is specified using 20% and 80% of VDD as the reference.

**Note3:** t<sub>CCLW</sub> and t<sub>CCLR</sub> are specified as the overlap between CS1 being 'L' (CS2 = 'H') and  $\overline{WR}$  and  $\overline{RD}$  being at the 'L' level.

## System Bus Read/Write Characteristics 2 ( 6800 Series MPU)



(VDD = 4.5V to 5.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t <sub>AHS</sub>		0	-	ns
Address setup time	AOP	t <sub>AWS</sub>		0	-	ns
System cycle time	AOP	t <sub>CYCS</sub>		166	-	ns
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	30	-	ns
Data hold time		t <sub>DHS</sub>		10	-	ns
Access time	DB7 - 0	t <sub>ACC6</sub>		-	70	ns
Output disable time		t <sub>OHS</sub>	10	50	ns	
Enable H pulse time	Read	EP	t <sub>EWHR</sub>	70	-	ns
	Write	EP	t <sub>EWHW</sub>	30	-	ns
Enable L pulse time	Read	EP	t <sub>EWLR</sub>	30	-	ns
	Write	EP	t <sub>EWLW</sub>	30	-	ns

(VDD = 2.7V to 4.5V, T<sub>A</sub> = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t <sub>AHS</sub>		0	-	ns
Address setup time	AOP	t <sub>AWS</sub>		0	-	ns
System cycle time	AOP	t <sub>CYCS</sub>		300	-	ns
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	40	-	ns
Data hold time		t <sub>DHS</sub>		15	-	ns
Access time	DB7 - 0	t <sub>ACC6</sub>		-	140	ns
Output disable time		t <sub>OHS</sub>	10	100	ns	
Enable H pulse time	Read	EP	t <sub>EWHR</sub>	120	-	ns
	Write	EP	t <sub>EWHW</sub>	60	-	ns
Enable L pulse time	Read	EP	t <sub>EWLR</sub>	60	-	ns
	Write	EP	t <sub>EWLW</sub>	60	-	ns

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t <sub>AH6</sub>		0	-	ns
Address setup time		t <sub>AW6</sub>		0	-	ns
System cycle time	A0P	t <sub>CYC6</sub>		1000	-	ns
Data setup time	DB7 - 0	t <sub>DS6</sub>	C <sub>L</sub> = 100pF	80	-	ns
Data hold time		t <sub>DH6</sub>		30	-	ns
Access time		t <sub>ACC6</sub>		-	280	ns
Output disable time		t <sub>OH6</sub>		10	120	ns
Enable H pulse time	Read	EP	t <sub>EWHR</sub>	240	-	ns
	Write		t <sub>EWHW</sub>	120	-	ns
Enable L pulse time	Read	EP	t <sub>EWLR</sub>	120	-	ns
	Write		t <sub>EWLW</sub>	120	-	ns

**Note1:** The input signal rise time and fall time (t<sub>r</sub>, t<sub>f</sub>) is specified at 15 ns or less. When the system cycle time is extremely fast, (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYC6</sub> - t<sub>EWLW</sub> - t<sub>EWHR</sub>) for (t<sub>r</sub> + t<sub>f</sub>) ≤ (t<sub>CYC6</sub> - t<sub>EWLR</sub> - t<sub>EWHR</sub>) are specified.

**Note2:** All timing is specified using 20% and 80% of VDD as the reference.

**Note3:** t<sub>EWLW</sub> and t<sub>EWLR</sub> are specified as the overlap between CS1 being 'L' (CS2 = 'H') and EP.

## IC Specification

See The Reference Of SUNPLUS Data Book----SPLC501C

## PIN Assignment

Pin	Symbol	Function
1	/CS1	This is the chip select signal. When CS1="L" and CS2="H", then the chip select becomes active, and data/command I/O is enabled
2	/RES	When /RES is set to "L", the settings are initialized. The /RES operation is performed by the /RES signal level
3	A0	Select register. 0: Instruction register (for write) Busy flag & address counter (for read) 1: Data register (for write and read).
4	/WR	Read/write select signal.
5	RD	Operation (data read/write) enable signal.
6	DB0	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.
7	DB1	
8	DB2	When the serial interface is selected, then DB7 serves as the serial data input terminal and DB6 serves as the serial clock input terminal. At this time, DB0-DB5 are set to high impedance.
9	DB3	
10	DB4	



## GDSC-12864M-04

11	<b>DB5</b>	When the chip select is inactive, DB0 to DB7 are set to high impedance.																														
12	<b>DB6</b>																															
13	<b>DB7</b>																															
14	<b>VDD</b>	Power supply for logic																														
15	<b>VSS</b>	Ground.																														
16	<b>VOUT</b>	DC/DC voltage converter output																														
17	<b>CAP3-</b>	Capacitor3- for internal DC/DC voltage converter																														
18	<b>CAP1+</b>	Capacitor1+ for internal DC/DC voltage converter																														
19	<b>CAP1-</b>	Capacitor1- for internal DC/DC voltage converter																														
20	<b>CAP2-</b>	Capacitor2- for internal DC/DC voltage converter																														
21	<b>CAP2+</b>	Capacitor2+ for internal DC/DC voltage converter																														
22	<b>V1</b>	<p>LCD driver supply voltages. The voltage determined by LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be the following relationship:</p> $V0 > V1 > V2 > V3 > V4 > VSS$ <p>When the on-chip operating power circuit is on, the following are given to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the set LCD bias command.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>LCD BIAS</th> <th>V1</th> <th>V2</th> <th>V3</th> <th>V4</th> </tr> </thead> <tbody> <tr> <td>1/5 BIAS</td> <td>4/5 V0</td> <td>3/5 V0</td> <td>2/5 V0</td> <td>1/5 V0</td> </tr> <tr> <td>1/6 BIAS</td> <td>5/6 V0</td> <td>4/6 V0</td> <td>2/6 V0</td> <td>1/6 V0</td> </tr> <tr> <td>1/7 BIAS</td> <td>6/7 V0</td> <td>5/7 V0</td> <td>2/7 V0</td> <td>1/7 V0</td> </tr> <tr> <td>1/8 BIAS</td> <td>7/8 V0</td> <td>6/8 V0</td> <td>2/8 V0</td> <td>1/8 V0</td> </tr> <tr> <td>1/9 BIAS</td> <td>8/9 V0</td> <td>7/9 V0</td> <td>2/9 V0</td> <td>1/9 V0</td> </tr> </tbody> </table>	LCD BIAS	V1	V2	V3	V4	1/5 BIAS	4/5 V0	3/5 V0	2/5 V0	1/5 V0	1/6 BIAS	5/6 V0	4/6 V0	2/6 V0	1/6 V0	1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0	1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0	1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0
LCD BIAS	V1		V2	V3	V4																											
1/5 BIAS	4/5 V0		3/5 V0	2/5 V0	1/5 V0																											
1/6 BIAS	5/6 V0		4/6 V0	2/6 V0	1/6 V0																											
1/7 BIAS	6/7 V0		5/7 V0	2/7 V0	1/7 V0																											
1/8 BIAS	7/8 V0		6/8 V0	2/8 V0	1/8 V0																											
1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0																												
23	<b>V2</b>																															
24	<b>V3</b>																															
25	<b>V4</b>																															
26	<b>V5</b>																															
27	<b>VR</b>	Voltage adjustment pad. Applies voltage between V5 and VSS using a resistive divider																														
28	<b>C86</b>	<p>C86= "H" :6800 series MPU interface</p> <p>C86= "L" :8080 series MPU interface</p>																														
29	<b>PS</b>	<p>P/S= "H" :Parallel data input</p> <p>P/S= "L" :serial data input</p>																														
30	<b>IRS</b>	<p>IRS= "H" Use the internal resistors</p> <p>IRS= "L" Donot use the internal resistors</p>																														

## Instruction Table

Command	Command Code										Function		
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1		DB0	
1). Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON	
2). Display start line set	0	1	0	0	1	Display start address					1	Sets the display RAM display start line address	
3). Page address set	0	1	0	1	0	1	1	Page address				1	Sets the display RAM page address
4). Column address set upper bit	0	1	0	0	0	0	1	Most significant column address			1	Sets the most significant 4 bits of the display RAM column address.	
Column address set lower bit	0	1	0	0	0	0	0	Least significant column address			1	Set the least significant 4 bits of the display RAM column address.	
5). Status read	0	0	1	Status				0	0	0	0	Reads the status data	
6). Display data write	1	1	0	Write data							1	Writes to the display RAM	
7). Display data read	1	0	1	Read data							1	Reads from the display RAM	
8). ADC select	0	1	0	1	0	1	0	0	0	0	0	1	Sets the display RAM address SEG output correspondence 0: normal, 1:reverse
9). Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	1	Sets the LCD display normal/ reverse 0: normal, 1:reverse
10). Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	1	Display all points 0: normal display 1: all points ON
11). LCD bias set	0	1	0	1	0	1	0	0	0	1	0	1	Sets the LCD driver voltage bias ratio SPLC501C.....0:1/9, 1:1/7
12). Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	0	Column address increment At write: +1 At read: 0
13). End	0	1	0	1	1	1	0	1	1	1	0	1	Clear read/modify/write
14). Reset	0	1	0	1	1	1	0	0	0	1	0	1	Internal reset
15). Common output mode select	0	1	0	1	1	0	0	0	*	*	*	1	Select COM output scan direction 0: normal direction, 1: reverse direction
16). Power control set	0	1	0	0	0	1	0	1	Operating mode			1	Select internal power supply operating mode
17). V <sub>s</sub> voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio			1	Select internal resistor ratio (Rb/Ra) mode
18). Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	0	1	Set the V <sub>s</sub> output voltage electronic volume register
Electronic volume register set	0	1	0	*	*	Electronic volume value					1		

# GDSC-12864M-04

Command	Command Code										Function	
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1		DB0
19). Static indicator ON/OFF Static indicator Register set				1	0	1	0	1	1	0	0	0: OFF, 1: ON 1 Set the flashing mode
20). Page Blink Page selection	0	1	0	1	1	0	1	0	1	0	1	P7 - 0: 1 - blinking page 0 - no blinking, normal display
21). Driving Mode Set Mode selection	0	1	0	1	1	0	1	0	0	1	0	Set the driving mode register Driving capability (D1, D0): (1,1)>(0,0)>(0,1)>(1,0)
22). Power saver												Display OFF and display all points ON compound command
23). NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
24). Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

## Instruction Description

### 1. Display On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	-

D0=1 Display On

D0=0 Display Off

### 2. Set Display Start Line

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line Address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
.	.	.	.	.	.	.
1	1	1	1	1	0	62
1	1	1	1	1	1	63

### 3. Set Page Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	P3	P2	P1	P0

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
.	.	.	.	.
0	1	1	1	7
1	0	0	0	8

### 4. Set Column Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	0	Y7	Y6	Y5	Y4
0	1	0	0	0	0	0	Y3	Y2	Y1	Y0

Y4-Y7 :Higher Bits

Y0-Y3 :Lower Bits

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.
0	1	0	1	1	1	1	0	94

## GDSC-12864M-04

0	1	0	1	1	1	1	1	1	95	
---	---	---	---	---	---	---	---	---	----	--

### 5. Read status

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	status				0	0	0	0

### 6. Write display data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	write data							

### 7. Read display data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	read data							

### 8. ADC Select

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	-

D0=1 Display Reverse

D0=0 Display Normal

### 9. Normal/Reverse Display

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

When D=1 Reverse Display

D=0 Normal Display

### 10. Entire Display on/off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

When D=0 Normal Display      D=1 Reverse Display

### 11. Set LCD Bias

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	1	D

When D=0 Bias=1/9

D=1 Bias=1/7

### 12. Read-modify-write

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

### 13. End

## GDSC-12864M-04

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

### 14. Reset

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

### 15.Command Output Mode Select

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	0	<b>D</b>	*	*	*

### 16.Set Power Control

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	1	<b>A2</b>	<b>A1</b>	<b>A0</b>

When **A0**=1 Follower Circuit Is Turn on

**A1**=1 Regulator Circuit Is Turn on

**A2**=1 Booster Circuit Is Turn on

### 17. V5 Voltage Regulator Internal Resistor Ratio Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	R2	R1	R0

### 18.The Electronic Volume Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

### 19.Electronic Volume Register Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	<b>SV5</b>	<b>SV4</b>	<b>SV3</b>	<b>SV2</b>	<b>SV1</b>	<b>SV0</b>

### 20.Static Indicator On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	0	<b>D</b>

When **D**=0: Static Indicator Off      **D**=1:Static Indicator On

### 21. Page blinking

The page blinking mode set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	1

## Page blinking register set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BlinkingPage
0	1	0	1	0	0	0	0	0	0	0	Page7 blink
0	1	0	0	1	0	0	0	0	0	0	Page6 blink
0	1	0	0	0	1	0	0	0	0	0	Page5 blink
0	1	0	.	.	.	.	.	.	.	.	.
0	1	0	0	0	0	0	0	0	0	1	Page0 blink

## 22. Set Driving Mode Set

## The Driving Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	0	1	0

## Mode Selection Register Set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Driving selection
0	1	0	1	1	0	0	0	0	0	0	Mode1
0	1	0	0	0	0	0	0	0	0	0	Mode2
0	1	0	0	0	1	0	0	0	0	0	Mode3
0	1	0	1	0	0	0	0	0	0	1	Mode4

## 23.Nop

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

## 24.Test

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	*	*	*	*

## Application Example

## Application circuit

<b>8951</b>	P1.0	DB0
	P1.1	DB1
	P1.2	DB2
	P1.3	DB3
	P1.4	DB4
	P1.5	DB5
	P1.6	DB6
	P1.7	DB7
	P3.0	RD
	P3.1	WR
	P3.2	AO
	P3.3	/RES
	P3.4	/CS1
		<b>SPLC501C</b>



# Company Profile

**XIAMEN OCULAR LCD DEVIDES CO.,LTD.** Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer\_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East\_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021

PC:361006

Web:<http://www.lcdchina.com>

E-mail: [xmocular@public.xm.fj.cn](mailto:xmocular@public.xm.fj.cn) [sales@lcdchina.com](mailto:sales@lcdchina.com) [designlcd@163.com](mailto:designlcd@163.com) (R&D)

## ISO9001 质量认证体系

证书号: 3502/20003897

Certificate NO.: 3502/20003897

