

SPECIFICATION

120*32 Dot Matrix LCD Module

GDSC12032M-01

(COG)

XIAMEN OCULAR LCD DEVIDES CO.,LTD.

GENERAL SPECIFICATION

Interface With **Paraller** MPU

Display Dot Matrix :**120*32**

Display Mode:Positive/Transflective/STN Type

Viewing Angle :**6:00** Clock

Display Duty:**1/32** Driving Bias:**1/6** Driving Voltage:**9.5V**

Mechanical Characteristics(Unit:mm)


Extenal Dimension:**62.0*40.0*2.8**

View Area:**51.074*24.724**


Dots Size:**0.38*0.73**

GDSC-12032M-01

External Dimension



GDSC-12032M-01



Absolute Maximun Ratings

(Unless otherwise noted, VSS = 0V)

Parameter		Symbol	Conditions	Unit
Power Supply Voltage		VDD	-0.3 to + 7.0	V
Power supply voltage (2) (VDD standard)	With Triple step-up	VSS2	-7.0 to +0.3	V
	With Quad step-up		-4.0 to +0.3	
			-3.0 to +0.3	
Power supply voltage (3) (VDD standard)		V ₅ , V _{OUT}	-12.0 to +0.3	V
Power supply voltage (4) (VDD standard)		V ₁ , V ₂ , V ₃ , V ₄	V ₅ to +0.3	V
Input voltage		V _{IN}	-0.3 to VDD +0.3	V
Output voltage		V _O	-0.3 to VDD +0.3	V
Operating temperature		T _{OPR}	-40 to +85	°C
Storage temperature	Bare chip	T _{STR}	-55 to +125	°C




Figure 25

Notes and Cautions:


1. The VSS2, V₁ to V₅ and V_{OUT} are relative to the VDD = 0V reference.
2. Insure that the voltage levels of V₁, V₂, V₃, and V₄ are always such that $VDD \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$.
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

Electrical Characteristics

Item	Symbol	Condition	Standard Value			Unit
			Min	Type	Max	
Supply Voltage For logic	Vdd-Vss	-	2.4	-	5.5	V
Supply Current For logic	I _{dd}	-	-	-	1000	uA
Driving Current For LCD	I _{ee}		-	-	80	uA
Driving Voltage For LCD	V _O -V _{ss}		-	-	-	V
Input Voltage H level	V _{ih}		0.7V _{dd}	-	V _{dd}	V
Input Voltage L level	V _{il}		V _{ss}	-	0.3V _{dd}	V

Timing characteristics

System bus read/write characteristics 1 (8080 Series MPU)

(VDD = 4.5V to 5.5V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t _{AHB}		0	-	ns
Address setup time	A0P	t _{AWB}		0	-	ns
System cycle time	A0P	t _{CYCS}		166	-	ns
Control L pulse width (WR)	WR	t _{OCLW}		30	-	ns
Control L pulse width (RD)	RD	t _{OCLR}		70	-	ns
Control H pulse width (WR)	WR	t _{OCHW}		30	-	ns
Control H pulse width (RD)	RD	t _{OCHR}		30	-	ns
Data setup time	DB7 - 0	t _{DSB}		30	-	ns
Address hold time		t _{DHB}		10	-	ns
RD access time		t _{ACCB}	C _L = 100pF	-	70	ns
Output disable time		t _{OHB}		5.0	50	ns

GDSC-12032M-01

(VDD = 2.7V to 4.5V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t _{AHB}		0	-	ns
Address setup time		t _{AWB}		0	-	ns
System cycle time	AOP	t _{CYCS}		300	-	ns
Control L pulse width (<u>WR</u>)	<u>WR</u>	t _{CCLW}		60	-	ns
Control L pulse width (<u>RD</u>)	<u>RD</u>	t _{CCLR}		120	-	ns
Control H pulse width (<u>WR</u>)	<u>WR</u>	t _{CCHW}		60	-	ns
Control H pulse width (<u>RD</u>)	<u>RD</u>	t _{CCHR}		60	-	ns
Data setup time	DB7 - 0	t _{DSB}		40	-	ns
Address hold time		t _{DHB}		15	-	ns
RD access time		t _{ACCB}	C _L = 100pF	-	140	ns
Output disable time		t _{OHB}		10	100	ns

(VDD = 2.4V to 2.7V, T_A = 25°C)


Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t _{AHB}		0	-	ns
Address setup time		t _{AWB}		0	-	ns
System cycle time	AOP	t _{CYCS}		1000	-	ns
Control L pulse width (<u>WR</u>)	<u>WR</u>	t _{CCLW}		120	-	ns
Control L pulse width (<u>RD</u>)	<u>RD</u>	t _{CCLR}		240	-	ns
Control H pulse width (<u>WR</u>)	<u>WR</u>	t _{CCHW}		120	-	ns
Control H pulse width (<u>RD</u>)	<u>RD</u>	t _{CCHR}		120	-	ns
Data setup time	DB7 - 0	t _{DSB}		80	-	ns
Address hold time		t _{DHB}		30	-	ns
RD access time		t _{ACCB}	C _L = 100pF	-	280	ns
Output disable time		t _{OHB}		10	200	ns

Note1: The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, (t_r + t_f) ≤ (t_{CYCS} - t_{CCLW} - t_{CCHW}) for (t_r + t_f) ≤ (t_{CYCS} - t_{CCLR} - t_{CCHR}) are specified.

Note2: All timing is specified using 20% and 80% of VDD as the reference.

Note3: t_{CCLW} and t_{CCLR} are specified as the overlap between CS1 being 'L' (CS2 = 'H') and WR and RD being at the 'L' level.

System bus read/write characteristics 2 (6800 Series MPU)



(VDD = 4.5V to 5.5V, TA = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t _{AHS}		0	-	ns
Address setup time	A0P	t _{AWS}		0	-	ns
System cycle time	A0P	t _{CYCS}		166	-	ns
Data setup time	DB7 - 0	t _{DSB}	C _L = 100pF	30	-	ns
Data hold time		t _{DHS}		10	-	ns
Access time	DB7 - 0	t _{ACCB}		-	70	ns
Output disable time		t _{OHS}		10	50	ns
Enable H pulse time	Read	EP	t _{EWHR}	70	-	ns
	Write		t _{EWHW}	30	-	ns
Enable L pulse time	Read	EP	t _{EWLR}	30	-	ns
	Write		t _{EWLW}	30	-	ns

GDSC-12032M-01

(VDD = 2.7V to 4.5V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	AOP	t _{AH6}		0	-	ns	
Address setup time	AOP	t _{AW6}		0	-	ns	
System cycle time	AOP	t _{CYC6}		300	-	ns	
Data setup time	DB7 - 0	t _{DS6}	C _L = 100pF	40	-	ns	
Data hold time		t _{DH6}		15	-	ns	
Access time		t _{ACC6}		-	140	ns	
Output disable time		t _{OH6}		10	100	ns	
Enable H pulse time	Read	EP		t _{EWHR}	120	-	ns
	Write			t _{EWHW}	60	-	ns
Enable L pulse time	Read	EP		t _{EWLR}	60	-	ns
	Write			t _{EWLW}	60	-	ns

(VDD = 2.4V to 2.7V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	AOP	t _{AH6}		0	-	ns	
Address setup time	AOP	t _{AW6}		0	-	ns	
System cycle time	AOP	t _{CYC6}		1000	-	ns	
Data setup time	DB7 - 0	t _{DS6}	C _L = 100pF	80	-	ns	
Data hold time		t _{DH6}		30	-	ns	
Access time		t _{ACC6}		-	280	ns	
Output disable time		t _{OH6}		10	120	ns	
Enable H pulse time	Read	EP		t _{EWHR}	240	-	ns
	Write			t _{EWHW}	120	-	ns
Enable L pulse time	Read	EP		t _{EWLR}	120	-	ns
	Write			t _{EWLW}	120	-	ns

Note1: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (t_{CYC6} - t_{EWLW} - t_{EWHR}) for (tr + tf) ≤ (t_{CYC6} - t_{EWLR} - t_{EWHR}) are specified.

Note2: All timing is specified using 20% and 80% of VDD as the reference.

Note3: t_{EWLW} and t_{EWLR} are specified as the overlap between CS1 being 'L' (CS2 = 'H') and EP.

IC Specification

See The Reference of SUNPLUS Data Book----SPLC501C

PIN assignment

Pin	Symbol	Function
1	CS2	This is the chip select signal .When CS1= “L” and CS2= “H”,then the chip select becomes active,and data/command I/O is enabled
2	RESETB	When RESETB is set to “L” ,the setting are initialized The RESETB operation is performed by the RESETB signal level
3	RS	Select register. 0:Instruction register (for write) Busy flag &address counter(for read) 1:Data register(for write and read).
4	RW	Read/write select signal.
5	E	Operation (data read/write) enable signal.
6	DB0	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected,then DB7 serves as the serial data input terminal and DB6 serves as the serial clock input terminal.At this time,DB0-DB5 are set to high impedance. When the chip select is inactive,DB0 to DB7 are set to high impedance.
7	DB1	
8	DB2	
9	DB3	
10	DB4	
11	DB5	
12	DB6	
13	DB7	
14	VSS2	A reference power supply for the step-up voltage circuit for the liquid crystal drive
15	VOUT	DC/DC voltage converter output
16	CAP3-	Capacitor3- for internal DC/DC voltage converter
17	CAP1+	Capacitor1+ for internal DC/DC voltage converter
18	CAP1-	Capacitor1- for internal DC/DC voltage converter
19	CAP2-	Capacitor2- for internal DC/DC voltage converter
20	CAP2+	Capacitor2+ for internal DC/DC voltage converter
21	VSS	Ground.
22	VDD	Power supply for logic
23	V1	LCD driver supply voltages.The voltage determined by LCD cell is impedance-converted by a resistive driver or an operation amplifier for application .Voltages should be the following relationship:
24	V2	
25	V3	
26	V4	

GDSC-12032M-01

27	V5	<p style="text-align: center;">V0>V1>V2>V3>V4>VSS</p> <p>When the on-chip operating power circuit is on,the following are given to V1 to V4 by the on-chip power circuit .Voltage selection is performed by the set LCD bias command.</p> <table border="1" data-bbox="639 338 1347 636"> <thead> <tr> <th data-bbox="639 338 783 421">LCD BIAS</th> <th data-bbox="786 338 930 421">V1</th> <th data-bbox="933 338 1077 421">V2</th> <th data-bbox="1080 338 1224 421">V3</th> <th data-bbox="1227 338 1347 421">V4</th> </tr> </thead> <tbody> <tr> <td data-bbox="639 425 783 461">1/5BIAS</td> <td data-bbox="786 425 930 461">4/5V0</td> <td data-bbox="933 425 1077 461">3/5V0</td> <td data-bbox="1080 425 1224 461">2/5V0</td> <td data-bbox="1227 425 1347 461">1/5V0</td> </tr> <tr> <td data-bbox="639 465 783 501">1/6 BIAS</td> <td data-bbox="786 465 930 501">5/6V0</td> <td data-bbox="933 465 1077 501">4/6 V0</td> <td data-bbox="1080 465 1224 501">2/6 V0</td> <td data-bbox="1227 465 1347 501">1/6 V0</td> </tr> <tr> <td data-bbox="639 506 783 542">1/7 BIAS</td> <td data-bbox="786 506 930 542">6/7 V0</td> <td data-bbox="933 506 1077 542">5/7 V0</td> <td data-bbox="1080 506 1224 542">2/7 V0</td> <td data-bbox="1227 506 1347 542">1/7 V0</td> </tr> <tr> <td data-bbox="639 546 783 582">1/8 BIAS</td> <td data-bbox="786 546 930 582">7/8 V0</td> <td data-bbox="933 546 1077 582">6/8 V0</td> <td data-bbox="1080 546 1224 582">2/8 V0</td> <td data-bbox="1227 546 1347 582">1/8 V0</td> </tr> <tr> <td data-bbox="639 586 783 622">1/9 BIAS</td> <td data-bbox="786 586 930 622">8/9 V0</td> <td data-bbox="933 586 1077 622">7/9 V0</td> <td data-bbox="1080 586 1224 622">2/9 V0</td> <td data-bbox="1227 586 1347 622">1/9 V0</td> </tr> </tbody> </table>	LCD BIAS	V1	V2	V3	V4	1/5BIAS	4/5V0	3/5V0	2/5V0	1/5V0	1/6 BIAS	5/6V0	4/6 V0	2/6 V0	1/6 V0	1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0	1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0	1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0
LCD BIAS	V1	V2	V3	V4																												
1/5BIAS	4/5V0	3/5V0	2/5V0	1/5V0																												
1/6 BIAS	5/6V0	4/6 V0	2/6 V0	1/6 V0																												
1/7 BIAS	6/7 V0	5/7 V0	2/7 V0	1/7 V0																												
1/8 BIAS	7/8 V0	6/8 V0	2/8 V0	1/8 V0																												
1/9 BIAS	8/9 V0	7/9 V0	2/9 V0	1/9 V0																												
28	VR	Voltage adjustment pad.Applies voltage between V5 and VSS using a resistive divider																														
29	C86	C86= “H” :6800 series MPU interface C86= “L” :8080 series MPU interface																														
30	PS	P/S= “H” :Parallel data input P/S= “L” :serial data input																														

Instruction Table

Command	Command Code											Function					
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0						
1). Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	1	LCD display ON/OFF 0: OFF, 1: ON				
2). Display start line set	0	1	0	0	1	Display start address						1	Sets the display RAM display start line address				
3). Page address set	0	1	0	1	0	1	1	Page address					1	Sets the display RAM page address			
4). Column address set upper bit	0	1	0	0	0	0	1	Most significant column address					1	Sets the most significant 4 bits of the display RAM column address.			
Column address set lower bit	0	1	0	0	0	0	0	Least significant column address					1	Set the least significant 4 bits of the display RAM column address.			
5). Status read	0	0	1	Status				0	0	0	0	0	1	Reads the status data			
6). Display data write	1	1	0	Write data									0	Writes to the display RAM			
7). Display data read	1	0	1	Read data									0	Reads from the display RAM			
8). ADC select	0	1	0	1	0	1	0	0	0	0	0	0	1	Sets the display RAM address SEG output correspondence 0: normal, 1:reverse			
9). Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	1	0	1	Sets the LCD display normal/ reverse 0: normal, 1:reverse		
10). Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	1	0	0	1	Display all points 0: normal display 1: all points ON	
11). LCD bias set	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	Sets the LCD driver voltage bias ratio SPLC501C.....0:1/9, 1:1/7
12). Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	Column address increment At write: +1 At read: 0
13). End	0	1	0	1	1	1	0	1	1	1	0	0	0	0	0	0	Clear read/modify/write
14). Reset	0	1	0	1	1	1	0	0	0	0	1	0	0	0	0	0	Internal reset
15). Common output mode select	0	1	0	1	1	0	0	0	0	*	*	*	1	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction
16). Power control set	0	1	0	0	0	1	0	1	Operating mode					0	Select internal power supply operating mode		
17). V _s voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio					0	Select internal resistor ratio (Rb/Ra) mode		
18). Electronic volume mode set	0	1	0	1	0	0	0	0	0	0	0	0	0	1	0	1	Set the V _s output voltage electronic volume register
Electronic volume register set	0	1	0	*	*	Electronic volume value					0	0	0	0	0	0	

Command	Command Code										Function		
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1		DB0	
19). Static indicator ON/OFF Static indicator Register set				1	0	1	0	1	1	0	0	1	0: OFF, 1: ON Set the flashing mode
20). Page Blink Page selection	0	1	0	1	1	0	1	0	1	0	1	P7 - 0: 1 - blinking page 0 - no blinking, normal display	
21). Driving Mode Set Mode selection	0	1	0	1	1	0	1	0	0	1	0	Set the driving mode register Driving capability (D1, D0): (1,1)>(0,0)>(0,1)>(1,0)	
22). Power saver												Display OFF and display all points ON compound command	
23). NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation	
24). Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command	

Instruction Description

1. Display On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	-

D0=1 Display On

D0=0 Display Off

2. Set Display Start Line

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line Address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
.
1	1	1	1	1	0	62
1	1	1	1	1	1	63

3. Set Page Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	P3	P2	P1	P0

GDSC-12032M-01

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
.
0	1	1	1	7
1	0	0	0	8

4. Set Column Address

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	0	Y7	Y6	Y5	Y4
0	1	0	0	0	0	0	Y3	Y2	Y1	Y0

Y4-Y7 :Higter Bits

Y0-Y3 :Lower Bits

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
.
0	1	0	1	1	1	1	0	94
0	1	0	1	1	1	1	1	95

5. Read Status

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	Status				0	0	0	0

6. Write Display Data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	Write Data							

7. Read Display Data

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	Read Data							

8. ADC Select

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	-

D0=1 Display Reverse

D0=0 Display Normal

9. Normal/Reverse Display

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

When D=1 Reverse Display

D=0 Normal Display

10. Entire Display On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

When D=0 Normal Display

D=1 Reverse Display

11. Set LCD Bias

GDSC-12032M-01

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	1	D

When **D=0** Bias=1/9

D=1 Bias=1/7

12. Read-Modify-Write

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

13. End

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

14. Reset

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

15. Command Output Mode Select

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	0	D	*	*	*

16. Set Power Control

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	1	A2	A1	A0

When **A0=1** Follower Circuit Is Turn on

A1=1 Regulator Circuit Is Turn on

A2=1 Booster Circuit Is Turn on

17. V5 Voltage Regulator Internal Resistor Ratio Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	R2	R1	R0

18. The Electronic Volume Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

19. Electronic Volume Register Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	SV5	SV4	SV3	SV2	SV1	SV0

20. Static Indicator On/Off

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	0	D

When **D=0**: Static Indicator Off **D=1**: Static Indicator On

21. Page Blinking

The Page Blinking Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	1

Page Blinking Register Set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BlinkingPage
0	1	0	1	0	0	0	0	0	0	0	Page7 Blink

GDSC-12032M-01

0	1	0	0	1	0	0	0	0	0	0	Page6 Blink
0	1	0	0	0	1	0	0	0	0	0	Page5 Blink
0	1	0
0	1	0	0	0	0	0	0	0	0	1	Page0 Blink

22. Set Driving Mode Set

The Driving Mode Set

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	0	1	0

Mode Selection Register Set

A0	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Driving Selection
0	1	0	1	1	0	0	0	0	0	0	Mode1
0	1	0	0	0	0	0	0	0	0	0	Mode2
0	1	0	0	0	1	0	0	0	0	0	Mode3
0	1	0	1	0	0	0	0	0	0	1	Mode4

23. Nop

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

24. Test

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1	*	*	*	*

Application Example

Application Circuit

8951	P1.0	DB0
	P1.1	DB1
	P1.2	DB2
	P1.3	DB3
	P1.4	DB4
	P1.5	DB5
	P1.6	DB6
	P1.7	DB7
	P3.0	E
	P3.1	RW
	P3.2	RS
	P3.3	RESETB
	P3.4	CS2
		SPLC501C

Program Example

```
E      EQU  P3.0
RW     EQU  P3.1
A0     EQU  P3.2
RES    EQU  P3.3
CS1    EQU  P3.4
COM    EQU  30H
DAT    EQU  31H
      ORG  0000H
      AJMP MAIN
      ORG  0050H
MAIN: CLR  RES
      LCALL DELAY
      SETB RES
      MOV  COM,#0E2H
      LCALL PR1
      LCALL DELAY
      LCALL DELAY
      MOV  COM,#0A1H
      LCALL PR1
      MOV  COM,#0AEH
      LCALL PR1
      MOV  COM,#0C0H
      LCALL PR1
      MOV  COM,#0A3H
      LCALL PR1
      MOV  COM,#02FH
      LCALL PR1
      MOV  COM,#0A6H
      LCALL PR1
      MOV  COM,#0A4H
      LCALL PR1
      MOV  COM,#0ACH
      LCALL PR1
      MOV  COM,#040H
      LCALL PR1
      MOV  COM,#025H
      LCALL PR1
      MOV  COM,#081H
      LCALL PR1
      MOV  COM,#1FH
      LCALL PR1
```

Company Profile

XIAMEN OCULAR LCD DEVIDES CO.,LTD. Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021

PC:361006

Web:<http://www.lcdchina.com>

E-mail: xmocular@public.xm.fj.cn sales@lcdchina.com designlcd@163.com (R&D)

ISO9001 质量认证体系

证书号: 3502/20003897

Certificate NO.: 3502/20003897

