

SPECIFICATION

10*2 Dot Matrix LCD Module

GDSC1002WP-01

XIAMEN OCULAR LCD DEVIDES CO.,LTD.

1. General Specification

Interface With **Series** MPU

Display Specification

Display Mode:FSTN Type

Viewing Angle :**6:00** Clock

Display Duty:**1/16** Driving Bias:**1/5** Driving Voltage:**4.5V**

Mechanical Characteristics(Unit:mm)

Display Dot Matrix :**10*2**

Extenal Dimension: See Drawing

Dots Size:**0.45*0.55**

Dots Pitch:**0.50*0.60**

Temperature Specification

Operation Temperature:-20~70℃

Storage Temperature:-25~75℃

External Dimension

PIN CONNECTION

NO	SYMBOL
1	VDD
2	VSS
3	DB7(SI)
4	DB6(SCL)
5	CS
6	RS

TABLE1

MODE	R	F	T
Y	POSITIVE, REFLECTIVE YELLOW-GREEN, STN TYPE	POSITIVE, TRANSPARENT YELLOW-GREEN, STN TYPE	POSITIVE, TRANSMISSIVE YELLOW-GREEN, STN TYPE
G	POSITIVE, REFLECTIVE GRAY, STN TYPE	POSITIVE, TRANSPARENT GRAY, STN TYPE	POSITIVE, TRANSMISSIVE GRAY, STN TYPE
B		NEGATIVE, TRANSPARENT BLUE, STN TYPE	NEGATIVE, TRANSMISSIVE BLUE, STN TYPE
F	POSITIVE, REFLECTIVE FSTN TYPE	POSITIVE, TRANSPARENT FSTN TYPE	POSITIVE, TRANSMISSIVE FSTN TYPE
W		NEGATIVE, TRANSPARENT BLACK-WHITE STN	NEGATIVE, TRANSMISSIVE BLACK-WHITE STN

NOTE:

- VIEWING ANGLE: 6:00 O'CLOCK
- DISPLAY MODE: AS IS SHOWN IN TABLE1
- DRIVING VOLTAGE: 4.5V, DUTY: 1/16, BIAS: 1/5, FREQUENCY: 64Hz, VDD: 3.3V
- OPERATING TEMP.: -20° C TO 70° C
- STORAGE TEMP.: -25° C TO 75° C
- CONNECTOR: COG+PIN TYPE

PIXEL DETAILS

PIN	TYPE	PIN	TYPE
XRESET	1	EXT	0
OSC1	OPEN	CLS	1
OSC2	OPEN	CAP1N	OPEN
RW	1	V0	OPEN
E	1	V1	OPEN
DB0-DB5	1	V2	OPEN
OPF1	0	V3	OPEN
OPF2	0	V4	OPEN
OPR1	0	TEST5	OPEN
OPR2	0	TEST3	OPEN
SH-LC	0	VOUT	OPEN
SH-LS	1	PSB	0
VIN	1	TEST4	1
TEST1	1	CAP1P	OPEN
TEST2	1		

LCD LAYOUT

SHANGHAI XIAMEN OCULAR LCD DISPLAY DEVICES CO., LTD					
6					
5					
4					
3					
2					
1	MOB PIN LEN	557019	LIB	557019	557019
002	MOBILITY COMMENTS	DATE	DESIGN		

PIN Assignment

Pin	Symbol	Function
1	VDD	Power supply for logic for LCM
2	VSS	Signal ground for LCM (GND)
3	DB7	DB7 can be used as a busy flag. In serial interface mode DB7 is SI(input data), DB6 is SCL(serial clock).
4	DB6	
5	CS	Chip select in parallel mode and serial interface(Low active)
6	RS	Select register. 0:Instruction register (for write) Busy flag & address counter(for read) 1:Data register(for write and read).

Absolute Maximum Ratings

Power supply voltage	VDD-VSS	0	-	7.0	V
Input voltage	V _{IN}	VSS	-	VDD	
Operating temperature range	T _A	-20	-	+70	°C
Storage temperature range	T _{STO}	-25	-	+75	


*Wide temperature range is available

DC Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage for LCD	VDD-V0	Ta =25°C	-	3.3	-	V
Operating voltage	VDD		2.7	5.0	5.5	
Supply current	IDD	Ta=25 °C , VDD=5.0V	-	0.8	1.0	mA
Input leakage current	ILKG		-	-	2.0	uA
“H” level input voltage	VIH		2.2	-	VDD	V
“L” level input voltage	VIL	Twice initial value or less	0	-	0.6	
“H” level output voltage	VOH	LOH=-0.25mA	2.4	-	-	
“L” level output voltage	VOL	LOH=1.6mA	-	-	0.4	
Backlight supply voltage	VF		-	5.0	-	


AC Characteristics

- Example of timing sequence



GDSC-1002WP-01

● 68 Interface




($T_a = -40$ to 85°C)

Item	Signal	Symbol	Condition	VDD=2.7 to 4.5V Rating		VDD=4.5 to 5.5V Rating		Units
				Min.	Max.	Min.	Max.	
Address hold time	RS	t_{AH6}	—	20	-	20	-	ns
Address setup time	RS	t_{AW6}		20	-	20	-	
System cycle time	RS	t_{CYC6}	—	250	-	150	-	ns
Data setup time	D0 to D7	t_{DS6}	—	100	-	80	-	ns
Data hold time	D0 to D7	t_{DH6}		40	-	20	-	
Access time	D0 to D7	t_{ACC6}	$C_L = 100 \text{ pF}$	-	500	-	400	ns
Output disable time	D0 to D7	t_{OH6}		300	-	150	-	
Enable Rise/Fall time	E	t_r, t_f	—	-	20	-	20	ns
Enable H pulse time	E	t_{EWH}	—	200	-	120	-	ns
Enable L pulse time	E	t_{EWL}	—	50	-	30	-	ns

Note: All timing is specified using 20% and 80% of V_{DD} as the reference.

● Serial Interface




(Ta = -40 to 85°C)

Item	Signal	Symbol	Condition	VDD=2.7 to 4.5V Rating		VDD=4.5 to 5.5V Rating		Units
				Min.	Max.	Min.	Max.	
Serial Clock Period	SCL	tSCYC	—	200	-	100	-	ns
SCL "H" pulse width		tSHW		20	-	20	-	
SCL "L" pulse width		tSLW		160	-	120	-	
SCL Rise/Fall time	SCL	tr,tf	—	-	20	-	20	ns
Address setup time	RS	tSAS	—	10	-	10	-	ns
Address hold time		tSAH		250	-	150	-	
Data setup time	SI	tSDS	—	10	-	10	-	ns
Data hold time		tSDH		10	-	20	-	
CS-SCL time	CS	tCSS	—	20	-	20	-	ns
		tCSH		350	-	200	-	

*1 All timina is specified usina 20% and 80% of Vdd as the standard.


● Internal Power Supply Reset



Notes:

- t_{off} compensates for the power oscillation period caused by momentary power supply oscillations.
- Specified at 4.5V for 5V operation, and at 2.7V for 3V operation.
- For if 4.5V is not reached during 5V operation, the internal reset circuit will not operate normally.

● Hardware reset(XRESET)



IC Specification

See The Reference Of Sitronix Data Book----ST7032

Display Data RAM(DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 x 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address (A_{DD}) is set in the address counter (AC) as hexadecimal.

➤ **1-line display (N = 0) (Figure 2)**

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7032, 16 characters are displayed. See Figure 3. When the display shift operation is performed, the DDRAM address shifts. See Figure 3.




Figure 1 DDRAM Address




Figure 2 1-Line Display




Figure 3 1-Line by 16-Character Display Example

➤ **2-line display (N = 1) (Figure 4)**

Case 1: When the number of display characters is less than 40×2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7032 is used, 16 characters \times 2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.

Display Position		1	2	3	4	5	6		38	39	40
DDRAM	Address	00	01	02	03	04	05	25	26	27
	(hexadecimal)	40	41	42	43	44	45	65	66	67

Figure 4 2-Line Display

Case 2: For a 16-character \times 2-line display See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.

Display Position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DDRAM Address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
For Shift Left	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50
For Shift Right	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E

Figure 5 2-Line by 16-Character Display Example

Instruction Table

➤ **instruction table at “Normal mode”**

(when “EXT” option pin connect to VDD, the instruction set follow below table)

Instruction	Instruction Code										Description	Instruction Execution Time			
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		OSC= 380KHz	OSC= 540kHz	OSC= 700KHz	
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.08 ms	0.76 ms	0.59 ms	
Return Home	0	0	0	0	0	0	0	0	0	1	x	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.08 ms	0.76 ms	0.59 ms
Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	26.3 us	18.5 us	14.3 us
Display ON/OFF	0	0	0	0	0	0	0	1	D	C	B	D=1:entire display on C=1:cursor on B=1:cursor position on	26.3 us	18.5 us	14.3 us
Cursor or Display Shift	0	0	0	0	0	0	1	S/C	R/L	x	x	S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	26.3 us	18.5 us	14.3 us
Function Set	0	0	0	0	0	1	DL	N	x	x	x	DL: interface data is 8/4 bits N: number of line is 2/1	26.3 us	18.5 us	14.3 us
Set CGRAM	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Set CGRAM address in address counter	26.3 us	18.5 us	14.3 us
Set DDRAM address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Set DDRAM address in address counter	26.3 us	18.5 us	14.3 us
Read Busy flag and address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0	0	0
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	D0	Write data into internal RAM (DDRAM/CGRAM)	26.3 us	18.5 us	14.3 us
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	D0	Read data from internal RAM (DDRAM/CGRAM)	26.3 us	18.5 us	14.3 us

Note:

Be sure the ST7032 is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7032. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

➤ **instruction table at "Extension mode"**

(when "EXT" option pin connect to VSS, the instruction set follow below table)

Instruction	Instruction Code										Description	Instruction Execution Time		
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		OSC= 380KHz	OSC= 540kHz	OSC= 700KHz
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM, and set DDRAM address to "00H" from AC	1.08 ms	0.76 ms	0.59 ms
Return Home	0	0	0	0	0	0	0	0	1	x	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.08 ms	0.76 ms	0.59 ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	26.3 us	18.5 us	14.3 us
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	D=1:entire display on C=1:cursor on B=1:cursor position on	26.3 us	18.5 us	14.3 us
Function Set	0	0	0	0	1	DL	N	DH	*0	IS	DL: interface data is 8/4 bits N: number of line is 2/1 DH: double height font IS: instruction table select	26.3 us	18.5 us	14.3 us
Set DDRAM address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	26.3 us	18.5 us	14.3 us
Read Busy flag and address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0	0	0
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM/ICONRAM)	26.3 us	18.5 us	14.3 us
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM/ICONRAM)	26.3 us	18.5 us	14.3 us

*Note * : this bit is for test command , and must always set to "0"***Instruction table 0(IS=0)**

Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	x	x	S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	26.3 us	18.5 us	14.3 us
Set CGRAM	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	26.3 us	18.5 us	14.3 us

Instruction table 1(IS=1)

Internal OSC frequency	0	0	0	0	0	1	BS	F2	F1	F0	BS=1:1/4 bias BS=0:1/5 bias F2~0: adjust internal OSC frequency for FR frequency.	26.3 us	18.5 us	14.3 us
Set ICON address	0	0	0	1	0	0	AC3	AC2	AC1	AC0	Set ICON address in address counter.	26.3 us	18.5 us	14.3 us
Power/ICON control/Contrast set	0	0	0	1	0	1	Ion	Bon	C5	C4	Ion: ICON display on/off Bon: set booster circuit on/off C5,C4: Contrast set for internal follower mode.	26.3 us	18.5 us	14.3 us
Follower control	0	0	0	1	1	0	Fon	Rab2	Rab1	Rab0	Fon: set follower circuit on/off Rab2~0: select follower amplified ratio.	26.3 us	18.5 us	14.3 us
Contrast set	0	0	0	1	1	1	C3	C2	C1	C0	Contrast set for internal follower mode.	26.3 us	18.5 us	14.3 us

Instruction Description

To overcome the speed difference between the internal clock of ST7032 and the MPU clock, ST7032 performs internal operations by storing control informations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus .

Instructions can be divided largely into four groups:

- 1) ST7032 function set instructions (set display methods, set data length, etc.)
- 2) Address set instructions to internal RAM
- 3) Data transfer instructions with internal RAM

The address of the internal RAM is automatically increased or decreased by 1.

Note: during internal operation, busy flag (DB7) is read "High" .

Busy flag check must be preceded by the next instruction.

When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2 fuss for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "LOW" .

Contents

1) Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter).

Return cursor to the original status, namely, brings the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D= "High").

2) Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	×

Return home is cursor return home instruction.

Set DDRAM address to "00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

3) Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

I/D: increment / decrement of DDRAM address (cursor or blink)

When I/D= "high" , cursor/blink moves to right and DDRAM address is increased by 1.

GDSC-1002WP-01

When I/D= "Low" , cursor/blink moves to left and DDRAM address is increased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

S: Shift Of Entire Display

When DDRAM read (CGRAM read/write) operation or S= "Low" , shift of entire display is not performed..

If S= "High" and DDRAM write operation, shift of entire display is performed according to I/D value.

(I/D= "High" . Shift left, I/D= "Low" . Shift right).

S	I/D	Description
H	H	Shift display to the left
H	L	Shift display to the right

4) Display ON/OFF

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF Control Bit

When D= "High" , entire display is turned on.

When D= "Low" , display is turned off, but display data remains in DDRAM.

C: Cursor ON/OFF Control Bit

When D= "High" , cursor is turned on.

When D= "Low" , cursor is disappeared in current display, but I/D register preserves its data.

B: Cursor Blink ON/OFF Control Bit

When B= "High" , cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B= "Low" , blink is off.

5) Cursor Or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	×	×

S/C:Screen/Cursor Select Bit.

When S/C=" High" ,Screen is controlled by R/L bit.

When S/C=" low" ,Cursor is controlled by R/L bit.

R/L:Right/Left

When R/L=" High" ,set direction to right.

When R/L=" Low" ,set direction to left.

Without writing or reading of display data, Shifting of right/left cursor position or display. This instruction is used to correct or search display

GDSC-1002WP-01

data. During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line. Note that display shift is performed simultaneously in all the line.

When display data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

Shift Patterns According To S/C And R/L Bits

S/C	R/L	Description	AC Value
L	L	Shift cursor to the left,	AC=AC-1
L	H	Shift cursor to the right	AC=AC+1
H	L	Shift all the display to the left, cursor moves according to the display	AC=AC
H	H	Shift all the display to the right, cursor moves according to the display	AC=AC

6) Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	DH	0	IS

DL: Interface Data Length Control Bit

When DL= "High" , it mans 8-bit bus mode with MPU.

When DL= "Low" , it mans 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two time.

N: Display Line Number Control Bit

When N= "Low" , 1-line display mode is set.

When N= "High" , 2-line display mode is set.

DH: Double Height Font Type Control Bit

When DH= "Higt" and N=" Low" , display font is selected to double height mode(5x16 dot),RAM address can only use 00H-27H.

When DH= "High" and N=" High" ,it is forbidden.

When DH=" Low" ,display font is normal(5x8 dot).

EXT Option Pin Connect To Higt

N	DH	Display Lines	Character Font	Duty Factor
L	L	1	5x8	1/8
L	H	1	5x8	1/8
H	L	2	5x8	1/16
H	H	2	5x8	1/16

GDSC-1002WP-01

EXT Option Pin Connect To Low

N	DH	Display Lines	Character Font	Duty Factor
L	L	1	5x8	1/9
L	H	1	5x16	1/17
H	L	2	5x8	1/17
H	H	forbidden	forbidden	forbidden

IS:normal/extension instruction select

When IS=" High" ,extension instruction be selected(refer extension instruction table)

When IS=" Low" ,normal instruction be selected(refer normal instruction table)

7) Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

The instruction makes CGRAM data available from MPU.

8) Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available form MPU.

When 1-line display mode (N=LOW), DDRAM address is form "00H" to "4FH" .

In 2-line display mode (N=High), DDRAM address in the 1st line form "00H" to "27H" , and DDRAM address

In the 2nd line is from "40H" to "67H" .

9) Read Busy Flag And Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

When BF=" High" ,indicates that the internal operation is being processed.So during this time the next instruction cannot be accepted

The address Counter(AC) stores DDRAM/CGRAM addresses,transferred from IR.

After writing into (reading from) DDRAM/CGRAM,AC is automatically increased(decreased) by 1.

GDSC-1002WP-01

10) Write Data To CGRAM,DDRAM or ICON RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM,CGRAM or ICON RAM

The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set,ICON RAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation.,The address is automatically increased/decreased by 1, according to the entry mode.

11) Read Data From CGRAM,DDRAM or ICON RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM/ICON RAM

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instructions before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, because there is no time margin to transfer RAM data.

GDSC-1002WP-01

12) Bias Selection/Internal OSC Frequency Adjust

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	BS	F2	F1	F0

BS:bias selection

When BS=" High" ,the bias will be 1/4

When BS=" Low" ,the bias will be 1/5

BS will be invalid when external bias resistors are used(OPF1=1,OPF2=1)

F2,F1,F0:Internal OSC frequency adjust

When CLS connect to high,that instruction can adjust OSC and Frame frequency.

F2	F1	F0	Frame 1/9 duty	Frame 1/17 duty
0	0	0	105.0	112.0
0	0	1	113.6	120.5
0	1	0	123.5	129.9
0	1	1	137.0	144.9
1	0	0	153.8	163.9
1	0	1	181.8	192.3
1	1	0	227.3	238.1
1	1	1	294.1	312.5

13) Set ICON RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	AC3	AC2	AC1	AC0

Set ICON RAM address to AC]

This instruction makes ICON data available from MPU.

When IS=1 at Extension mode

The ICON RAM address is from "00H" to "0FH" .

14) Power/ICON Control/Contrast Set(High Byte)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	1	I _{ON}	B _{ON}	C5	C4

I_{ON}:Set ICON Display On/Off

When I_{ON}=" High" ,ICON display on.

When I_{ON}=" Low" ,ICON display off.

B_{ON}:Switch Booster Circuit

When B_{ON}=" High" ,booster circuit is turn on.

When B_{ON}=" Low" ,booster circuit is turn off.

C5,C4:Contrast set(high byte)

GDSC-1002WP-01

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used.They can more precisely adjust the input reference noltage of V0 generator.The details please refer to the supply voltage for LCD driver.

15) Follower Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	1	0	F _{ON}	Rab2	Rab1	Rab0

F_{ON}:switch follower circuit

F_{ON} can only be set when internal follower is used

When F_{ON}=” High” ,internal follower circuit is turn on.

When F_{ON}=” Low” ,internal follower circuit is turn off.

Rab2,Rab1,RAB0 :V0 generator amplified ratio

Rab2,Rab1,RAB0 can only be set when internal follower is used.

They can adjust the amplified ratio of V0 generator.The details please refer to the supply voltage for LCD driver.

16) Contrast Set(Low Byte)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	1	1	C3	C2	C1	C0


C3,C2,C1,C0 can only be set when internal follower is used.

They can more precisely adjust the input reference voltage of V0 generator.The details please refer to the supply voltage for LCD driver.

ST7032-0D (ITO option OPR1=1, OPR2=1)

b7-b4 b3-b0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	1	2	3	4	5	6	7	8	9	0	-	.	/	=	>	~
0001	J	+	!	1	A	a	W	Q	z	u	7	7	△	△	△	△
0010	o	e	"	2	B	b	r	e	E	"	4	9	△	△	△	△
0011	P	7	#	3	O	o	c	s	M	o	U	7	7	7	0	0
0100	4	7	*	4	D	T	d	t	E	o	U	7	7	7	7	7
0101	T	△	%	5	E	U	e	U	△	△	.	7	△	△	△	△
0110	↓	0	0	6	F	U	F	U	△	0	7	7	△	△	△	△
0111	→	A	"	7	G	U	G	U	0	7	7	△	△	△	△	△
1000	←	E	C	8	H	X	h	X	△	0	4	7	△	△	△	△
1001	7	7	>	9	I	Y	i	Y	△	0	7	7	△	△	△	△
1010	7	△	*	*	J	Z	j	z	△	0	△	△	△	△	△	△
1011	L	7	+	*	K	L	k	L	△	7	△	△	△	△	△	△
1100	7	0	,	<	L	M	l	M	△	7	7	7	7	7	7	7
1101	.	7	-	=	N	I	n	I	△	△	△	△	△	△	△	△
1110	0	0	.	>	N	^	n	^	△	0	△	△	△	△	△	△
1111	0	0	/	?	O	U	o	U	△	0	7	7	△	△	△	△

Block Diagram



Company Profile

XIAMEN OCULAR LCD DEVIDES CO.,LTD. Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021

PC:361006

Web:<http://www.lcdchina.com>

E-mail: xmocular@public.xm.fj.cn sales@lcdchina.com designlcd@163.com (R&D)

ISO9001 质量认证体系

证书号: 3502/20003897

Certificate NO.: 3502/20003897

